We report the first in situ measurements of
Introduction
This work focuses on thermomechanical stresses present in a flip chip test vehicle that was designed to meet the 1997 NTRS flip chip substrate requirement in the cost-performance category. This requirement calls for a 12 mm die with 900-1000 U 0 on 250 pm pitch on a 35 mm Ball Grid Array (BGA) substrate with 600-700 110 on 1.0 mm pitch. The actual test vehicle used the 11.56 mm ATC04 piezoresistor test chip repatterned to a 1004 bump area array (making it an ATC4.2) assembled to a 35 mm BGA substrate with 755 UO. The experimental approach follows that of earlier work with the ATC4.1 test vehicle which examined thermomechanical stresses in flip chip on board (FCOB) [l] . Independent measurements of die curvature and in situ stress were used to validate and refine analytical and FEM calculations of deflection and stress. The latter were also mutually independent in the sense that analytical results were based on direct measurements of CTE and bending modulus on coupons and FEM calculations were based on data sheet properties of the constitutive elements of each assembly.
Experimental

Test Vehicle
The ATC4.2 Flip Chip Test Chip is a redistributed area array version of the ATCO4 Assembly Test Chip that is 11.56 mm on an edge and contains 100 addressable stress sensing cells, ring oscillators, and heaters described in detail elsewhere 121. The area array consists of 1004 eutectic solder bumps applied by two suppliers (Bmpl and Bmp2) with slightly different bump technologies, although both used BCB (benzocyclobutene) for dielectric and Cu for interconnect layers. Due to a design incompatibility only one of two hump suppliers (Bmp2) furnished die capable of providing stress measurements. 
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The BGA substrate design incorporates three perimeter rows of off-grid die pads on 250 pm pitch using a "clamshell" technique first described by Gasparini and Bhattacharyya maximizing escape routing of an area array with a minimum number of layers [3] . The actual layout was furnished by Zuken-Redac as part of a voluntary contribution to this work. The first layer die pad layout and escape routing for this design is shown in Fig. 1 .
The Zuken-Redac design was used by two suppliers of PC boards to fabricate BGA substrates, SubA and SubB, shown in cross-section in Figs. 2 and 3. Both use fiberglass reinforced cores and epoxy build-up (B/U) layers containing microvias for layer-to-layer interconnection. SubA has a thinner core and uses three B/U layers and SubB has a thicker core with two B/U layers. Exuerimenral Procedure ATC4.2 die solder bumped by two bump suppliers, Bmpl and Bmp2, were flip chip assembled to SubA and SubB substrates using three underfills, UF1, UF2, and UF3. Celestica performed flip chip assembly including attachment and coining of eutectic solder balls on the BGA side. Bmpl die were assembled to both substrate splits but Bmp2 die were only assembled to SubA splits. This resulted in a total of 9 experimental legs (see Table 111 ). Since Bmp2 die were assembled only to SubA substrates, in situ stress data were only available for parts in this leg. Assemblies were classified as Level 3 moisture sensitive at National Semiconductor using Test Method A1 12-A of EINJEDEC Standard 22. All parts in the 9 experimental legs underwent Level 3 moisture preconditioning and temperature cycling (T/C) from 4 5 to +I25 "C. Electrical tests and C-mode Scanning Acoustic Microscopy (C-SAM) inspection were performed at 0, 100, 200, 300, 500 and 1500 TIC intervals, and are continuing to failure at publication. Electrical tests included 4-point resistance measurements of corner solder halls, microvias and ATC4.2 die. Piezoresistors formed on CMOS [I001 are sensitive to in-plane compressive and shear components of the stress tensor hut cannot detect out-of-plane components that are generally of the most interest in terms of packaging reliability. However, the in-plane data can be used to validate in-plane results from analytical and FEM calculations and, by inference, out-of-plane predictions. These data will be presented in the Discussion section where we compare experimental, analytical and FEM results.
van der Pauw sheet resistance structures, daisy chain 2D Stress Anal sis continuity and piezoresistor measurements. C-SAM images of the underfill interface were used to detect and monitor failures in the die-to-substrate interface.
Radius of curvature and the distribution of in and out-ofplane stresses were estimated using the tri-material form of Suhir's model described in 141 with imvrovements for out-of- Deflection Measurements Die curvature at room temperature were measured along the x-axis and y-axis of the die backside using a Mahr S8P profilometer with a Focodyn laser stylus. Parts were aligned in a machined fixture to ensure repeatable measurements along the die centerline in both directions. Data were collected along a IO mm path straddling the geometric die center and vertical deflections were calculated for a 7.14 mm segment of this path. The average of the n and y deflection measurements were calculated for each part. Table IV contains measurements taken at the 200 T/C inspection interval. Table I and substrate properties from Table 11 . Radius of curvature data were converted to die deflections over a 7.14 mm arc so that they could be more easily compared to measured deflections. These results are contained in Table V . Analytical and FEM calculations are very dependent on estimations of the stress-free temperature. For this work, it was assumed to be the Tg of the underfill listed in Table I , so The second independent measure of die stress was based on piezoresistor data from 100 rosettes distributed across each response due to the cool down from the underfill cure step. For this analysis we assume the stress-free temperature to he the cure temperature of the underfill (160 "C). The viscoelastic model used for polymer materials take into account the Tg of the materials in calculating stress. The model specifically accounts for each layer in the substrate and includes the edge fillet but neglects the 251 solder halls in the underfill region. To capture the stress distributions. the model size was greater than 500,000 elements. These simulations were performed using the Sandia quasi-static analysis code JAS3D on six parallel processors of a DEC-8400.
Table VI contains stress maximums fur the components oyy, ozz, and zyz along the centerline half-length of the die surface and die deflections over a 7.14 mm arc to facilitate comparison to curvature measurements. These calculations were done for the three SubB underfill splits and included one for UF2 that neglected the fillet. The latter experienced problems with numerical oscillations in the last few elements approaching the die edge, so the ozz and ~y z maximums, which occur at tehe edge, are correct in sign but uncertain in magnitude. Recalculation of the no-fillet case along with calculation of the remaining SubA cases are ongoing at the time of printing. 'Although the sign and general shape of the "no fillet" data appear correct, the maximums are questionable due to numerical oscillations in the last few elements approaching the die edge.
Results/Discussinn
Correlation of Stress Analvsis Methods There are two relatively simple methods for estimating thermal stress in a CMOS die flip chip attached to an organic substrate: backside deflection and in situ stress measurement.
The former is easy but prone to experimental error and misinterpretation., In CMOS technology, the latter can not sense the stress components of most interest. Both are useful when comparing relative diflerences in stress that are anticipated in material "A" vs. "B" types of experiments, and both can he used to increase confidence in the results of analytical and FEM calculations. Table IV .) It can be deduced from these data that Subs imposes less stress on the die than SubA. This correlates with analytical estimates in Table V and FEM  estimates in Table VI . However, the effect of underfill apparent in the analytical and FEM estimates does not appear in Fig. 4 . Small differences in curvature due to underfill appear to be hidden in larger part-to-part statistical variance in curvature (and stress). Given that assumption, the SuhA/UF2 data stand out. We associate this with edge delamination in all parts in this group during the course of temperature cycling. Edge delamination will he discussed in more detail below.
2D Analytical methods for calculating thermal stress in a flip chip package often assume, among other things, one infinite dimension in the x-y plane, constant radius of curvature through the z-axis, no edge fillet, and are limited to stress distributions along the finite axis in the x-y plane. Stress maximums, die deflection, and stress distributions in the interior region of the uniformly deflected (constant radius of curvature in x-y plane) die can he quite accurate if the calculations are based on reliable material property data. 3D FEM calculations are also highly dependent on reliable property data. Since the FEM specifically models each layer in the substrate, the resulting calculations are based on material properties of uncertain accuracy for each layer from numerous sources. Drastically different elastic moduli for the two core materials and solder masks in Table I, for example, seem questionable, but had to he accepted ultimately when verified by both sources. Table VI show a spread across the three SubB underfill splits of 3% in oyy max and die deflection in contrast to analytical calculations in Table V that show spreads greater than 17% for the same predictions. The measured die deflections for the same group varied by less than 2% suggesting that the FEM is doing better at capturing the effect of underfill. FEM results show greatest sensitivity to underfill in maximum ozz, which varies 86% UFZ+UF3.
FEM calculations in
In order of increasing deflection, both FEM and analytical results rank the underfills: UF34JF2-1UFI. Analytical maximum oyy and ~y z follow the same order, hut the FEM order is UF2-LJF3-WFl for oyy, and UF2-XJFl-1UF3 for ozz, and q z . Interestingly, both in situ data based on a small split of Bmp2/SubA parts and the underfill "stress intensity factor" ranking of (E)x(AT)x(CTE) show the order UF2+UFI+UF3 (although it's for oyy in the in situ case).
In-plane compressive stress along the y-axis of the die surface centerline is measurable with CMOS piezoresistors and can he estimated with analytical methods, making it a suitable quantity for comparison of stress analysis methods. Fig. 5 contains a plot of oyy along the normalized half-length and includes typical ATC4.2 measurement data of SuhA/UF2 parts starting at baseline and continuing through the first 200 TICS ( 4 5 to +125 "C). These data are overlaid with curves representing the analytical and FEM calculations for SuhBKJF2. (SubA FEM calculations were not available at time of publication.) The Suhir stress diminishes to zero at the edge in accordance with classical bending theory but the FEM curve stops short due to the edge fillet. The two calculations match within 3% in the die center region of constant stress for UFI and UF2, but is 16% different for UF3. This is likely due to the unusually low Tg and thus AT used for the analytical calculation. FEM used the same Tg but included the effects of a2 between cure temperature and Tg. The experimental data in Fig. 5 contains two anomalies present in all the in situ measurements. First are kink(s) which are known from previous work [ l ] to be due to stress gradients surrounding solder balls that are in varying proximities to the piezoresistor rosettes. Second is a trend toward increasing stress that appears to end at some point around the first 100 T/Cs for which we offer no explanation at this time.
Thermal Stress Damage
Three kinds of early damage were observed during the course of temperature cycling: die cracking, edge delamination, and radial fillet cracking. Die cracks start at the die edge under the edge fillet and proceed in the die plane emerging somewhere on the inverted die surface. These cracks are not visible on the outside of the package and can only be detected with C-SAM. Fig. 6 contains a C-SAM image of a typical cracked die. Cracking was only observed in the SuhA splits for UF1 and UF3. This correlates to greater stress on SubA/UFI and SuhNUF3 die and less stress on SuhNUF2 die suggested by deflection distributions in Fig. 4 . Significant edge delamination occurred in all 9 parts in the B m p l l S u b~F Z split. Fig. 7 contains a C-SAM image of one part in this group taken at the 200 TIC off-line testing interval. A low voltage SEM inspection of this part showed dehonding of the edge fillet around the entire perimeter. (See Fig. 8 ) It is assumed that the remaining parts in this split contain similar debonding. The BmpllSubBIUF2 split, which is identical to this split in every way except for substrate, exhibits minor edge delamination in 2 of 9 parts. The Bmp2lSubAIUF2 split, which is identical except for the solder bump supplier (die are from another wafer lot), also shows minor edge delamination in 2 of 4 parts. The third early damage mechanism observed is radial crack propagation from die corners through the underfill edge fillet and into the substrate. This was evident in every corner of every part in the SuhA groups during the course of temperature cycling. The SEM micrograph in Fig. 9 shows the radial crack in Fig. 8 proceeding into the solder mask covering the top build-up layer of the substrate. These cracks are selflimiting in length as they move away from the die footprint region hut may extend into one or more layers of the build-up dielectric. Due to the small sample size in the experimental splits, we do not plan on cross-sectioning these parts to confirm crack depths until the completion of temperature cycling. The S u b s groups exhibit minor cracks in only a few corners scattered across the UF2 and UF3 splits and none in the SubB/UFI split after 500 T/Cs.
Edee Fillet Damage Theory
The out-of-plane shear stress component zzy is very small except near the flip chip edges where it increases exponentially. This component is responsible for cyclic shear strain induced fatigue failures of solder balls around the periphery of the die. We would expect the edge fillet to reduce the magnitude of this stress, however, this is not confirmed by FEM results. The distribution of ~z y along the normalized centerline half-length of the die surface plotted in Fig. 10 does not indicate a significant difference in shaoe with and without the edge fillet.
I " " " " " " The edge fillet significantly affects the peel stress component m z . According to FEM simulations, this stress is tensile at the die perimeter without an edge fillet and highly compressive with an edge fillet. This is evident in Table VI and can be seen graphically in Fig. 11 where the distribution of ozz analytical and FEM calculations with and without fillet are plotted. (The no-fillet FEM simulation had numerical oscillations close to the edge, so we added a most likely trajectory to the plot.) The no-fillet case results in tensile conditions at the edge while the presence of the fillet tends to "squeeze" the edge of die into the substrate due to the CTE mismatch between it and the Si die. Edge delaminations observed in the Bmpl/SubA/UFZ split are attributed to complete debonding of the fillet-to-die edge interface. We speculate, lacking supporting evidence from simulations that are still in process, that a partial debond of the edge fillet will create a tensile stress riser along the die edge. Fig. 12 contains E M calculations of the shear stress distribution on the die edge (y-plane) in the z-direction along the normalized height of the edge for the die center and die corner. Curiously, this component shows little variation from UF2-LJF3 even though the peel stress on in the same location varies by over 86% (Table VI) . The distribution in Fig. 12 shows a large negative stress at the top and positive at the bottom suggesting that the die edge i s under compression by the fillet. A partial debond starting at the top would cause the peak negative (downward) stress to move along with the debond tip. The unbonded part of the edge would respond to the tendency of the die to straighten resulting in a large tensile stress concentration at the debond tip. This could lead to die cracking during temperature cycles if coincident with other risk factors such as wafer saw damage and high general die stress due to non-ideal underfill and substrate properties. Radial cracking, the third damage mechanism observed, can be explained by examining in-plane stresses within the edge fillet. The fillet is under tension similar to a rubber band stretched around a box. FEM simulations show when it is properly bonded to the die edge, the tensile stress i s relatively uniform around the perimeter, peaking slightly at die centerlines. Shear stress between the fillet and die edge are zero at the centerlines and maximum at the corners. (See Fig.  13 .) Debonding would be expected to start at the highest shear region in the corner resulting in a build up of tensile stress that increases with increasing debonded area. The resulting tensile stress concentration at the corner is relieved by radial cracking.
Conclusions
Partial and complete debonding of the fillet-to-die edge interface were observed in flip chip BGA parts that exhibited die cracking and underfill-to-die interfacial edge delamination during temperature cycling. Die cracking is more likely in assemblies under greater stress and in combination with rough or dicing-saw damaged edges, but appears to be triggered by stress risers at the tip of a partially debonded edge fillet. Edge delamination, on the other hand, requires complete debonding of the edge fillet in order to initiate.
Cracks emanating from die corners through the edge fillet and proceeding radially into and along the surface of the solder mask and build-up dielectric were associated with the same debonding of the fillet-to-die edge interface. FEM simulations show relatively uniform tensile stresses in the edge fillet when bonded that become concentrated at the die corner after debonding.
The critical role of the edge fillet in preventing delamination within the underfill region raises questions about the reliability of fillet-less wafer level processes currently under development.
Analytical calculations are very useful for estimating much ofthe response of an FCOB assembly to thermal stress but can be misleading near the die edge due to the effect of the edge fillet.
3D FEM simulation is still the only practical way of gaining insight into the behavior of a complex assembly such as FCOB under thermal stress. This technique leads naturally to material and process optimization of the underfill and edge fillet.
